

Journal of Advanced Research in Micro and Nano Engineering



Journal homepage: https://www.akademiabaru.com/submit/index.php/armne/index ISSN: 2756-8210

Direct-Written Silver Electrodes for All-Solution-Processed Low-Voltage Organic Thin Film Transistors Towards Flexible Electronics Applications

Nur Syahadah Yusof¹, Mohamed Fauzi Packeer Mohamed^{1,*}, Nor Azlin Ghazali¹, Mohd Khairi Ishak², Safizan Shaari³

¹ School of Electrical and Electronic Engineering, Engineering Campus, Universiti Sains Malaysia, 14300 Nibong Tebal, Pulau Pinang, Malaysia

² Department of Electrical and Computer Engineering, Ajman University, Ajman 346, United Arab Emirates

³ Faculty of Electronic Engineering Technology, Universiti Malaysia Perlis, Pauh Putra Campus, 02600 Arau, Perlis, Malaysia

ARTICLE INFO	ABSTRACT
Article history: Received 19 April 2024 Received in revised form 21 May 2024 Accepted 24 June 2024 Available online 30 July 2024	Recent progress in printed electronics has offered the possibility of fabricating various organic-based electronic devices, such as organic light-emitting diodes (OLEDs) and organic thin film transistors (OTFTs). As one of the important deposition methods in printed electronics, an inkjet printing technique offers the deposition of solution-processable materials onto a variety of substrates using simpler fabrication steps at lower processing temperatures, which is suitable for flexible electronic applications. Despite being the leading choice in OTFT fabrication, the clogging issues that frequently occurred at the printhead nozzle have not only limited the material selection but also restrained the efforts to bring organic electronic devices to the market. Apart from that, although remarkable progress has been made to enhance the performance of the OTFT, the high operating voltage resulting from the low gate capacitance density of the inorganic oxide-based dielectric layer remains a critical limitation that hinders the practical application of the OTFT. Hence, in this paper, we propose a simple solution-based method to develop a low-voltage OTFT. This work utilized a direct-write printing technique to print silver source/drain and gate electrodes incorporated into a bottom gate bottom contact OTFT structure, a spin-coating deposition method to deposit both small molecule TIPS-pentacene organic semiconducting layer and high- <i>k</i> PVA dielectric layer. Notably, the proposed OTFT achieved a micrometre channel length with a saturation mobility of $4.49 \times 10^{-1} \text{ cm}^2/\text{Vs}$, a threshold voltage of -1.5 V , an on/off current
<i>Keywords:</i> Organic thin film transistor; direct-write printing; TIPS-pentacene; PVA; low- voltage; semiconductor devices	ratio of 10°, and a subtrreshold swing of 66.8 mV/dec while the overall fabrication temperature and operating voltage are kept below 150 °C and -15 V, respectively. The direct ink writing technology incorporated into the high- <i>k</i> dielectric layer provides a new strategy to fabricate organic-related components, particularly the OFTFs at lower manufacturing cost and temperature towards flexible and low-operating voltage electronic devices.

* Corresponding author.

E-mail address: fauzi.packeer@usm.my

https://doi.org/10.37934/armne.21.1.7588

1. Introduction

Recently, electronic devices based on solution-processable organic materials have gained substantial attention due to their potential applications in sensors, displays, wearable, and flexible electronics applications, as reported in [1-4]. As one of the backbones of organic electronics, organic thin-film transistors (OTFTs) show competitive benefits against their inorganic silicon-based transistors, which include low processing temperature, low cost, and notable mechanical flexibility. Besides, the OTFTs possess a simpler fabrication process that eliminates the need for high temperature and high vacuum deposition processes, as well as sophisticated photolithography patterning techniques, making them suitable for the production of flexible and low-cost wearable electronics. Thanks to their compatibility with various deposition and patterning techniques such as screen printing, inkjet printing, and spin-coating techniques, the OTFTs can be fabricated conveniently without compromising their electrical performance.

The OTFT is commonly made up of three main functional layers which are the organic semiconducting layer, the dielectric layer, and the electrodes (i.e., source, drain, and gate terminals). Figure 1 depicts the schematic diagram of a bottom gate bottom contact OTFT. The choice of materials and the compatibility between materials play an important role in the OTFT performance, as stated by Yusof *et al.*, [5]. Thus, careful consideration of material selection should be taken during device fabrication.



Fig. 1. Schematic diagram of a bottom gate bottom contact OTFT

The organic semiconducting layer governs the charge transport; hence, it dictates the performance of the OTFT in terms of the charge carrier mobility. Currently, molecule-based semiconductors, including small molecules and conjugated polymers, are used as an organic semiconducting layer. Although both small molecules and conjugated polymers are solution-processable materials, the latter show poor performance due to their natural susceptibility towards oxygen in the inert condition, as proven by Kehrer *et al.*, in [6]. Besides that, Sawatzki-Park *et al.*, [7] in their work mentioned that the formation of polymeric thin film is rather complex and has not demonstrated promising performance yet. Small-molecule OTFTs, on the other hand, have shown better performance, both electrically and morphologically. Among the small-molecule materials, 6,13(bis-triisopropylsilylethynyl) pentacene (TIPS-pentacene) has been used extensively by researchers due to its relatively high carrier mobility and air stability [4,8–10].

A low operating voltage OTFT can be realized by increasing the gate capacitance. The gate capacitance can be defined as the gate capacitance of the gate terminal of the OTFT and can be expressed as Eq. (1), which can be found in [11]

$$C = \varepsilon_0 \varepsilon_r \frac{A}{d} \tag{1}$$

Where *C* is the gate capacitance, ε_0 is the vacuum permittivity (8.86 × 10⁻¹² C² N⁻¹ m⁻²), ε_r is the dielectric permittivity, *A* is the plate overlap area, and *d* is the distance between the two plates. From the equation, the capacitance varies directly with ε_r (which is also known as dielectric constant, *k*) and inversely proportional with *d*. Two common ways can be considered to increase the gate capacitance *C*; first, by using high dielectric constant *k* materials and second, by decreasing the dielectric thickness *d* as highlighted in [12,13]. Nonetheless, scaling down the dielectric thickness is impractical since it triggers a high leakage current, eventually degrading the overall OTFT performance. Due to this reason, the first option seems to be more viable to increase the gate capacitance of the device in order to achieve a low operating voltage OTFT.

The amorphous, thermally grown silicon dioxide (SiO_2) has been widely used to fabricate the OTFT thanks to its stable characteristics, both thermodynamically and electrically, high-quality interface, especially with the silicon substrate, and excellent electrical isolation properties [14,15]. Despite its fascinating advantages, this material is, however, incompatible with flexible electronic applications. This is because an extremely high temperature between 700°C to 1300°C during the thermal oxidation will break down the flexible substrate. To overcome this problem, researchers started to use solution-processable organic materials for dielectric layers. Due to its high-*k* properties, eco-friendliness, as well as biocompatibility, polyvinyl alcohol (PVA) has gained popularity among researchers to be implemented as the gate dielectrics as reported in [16–18]. On top of that, PVA shows good flexibility, which is necessary for stretchable electronic implementation, as shown in [19].

Various printing techniques have been explored for the fabrication of flexible electronics, either by contact (e.g., screen printing and flexography) or non-contact (e.g., inkjet printing and direct-write printing) methods. Among the available options, the non-contact inkjet printing method has been the most promising technology and gained its popularity as it does not require a vacuum environment during the fabrication process reduces material wastage through drop-on-demand technology, and scalability to large-area manufacturing as mentioned in [20–22]. In addition, due to the contactless and direct patterning of the functional layers, electrical and morphological damage on the other functional layers induced by developing and etching processes could be avoided, as stated in [23].

Regardless of its benefits, the inkjet printing technology has several drawbacks that hinder the process of bringing OTFTs into the market. Tao *et al.*, [21] and Martinelli *et al.*, [24] mentioned that the clogging issues and the stringent requirements of both the conductive inks (i.e., low viscosity ink typically between 1-25 mPa s) and substrate states (i.e., low surface tension between 20-50 mN.m⁻¹) remained challenges in the inkjet printing technology. Thus, to counter these issues, a direct ink writing (DIW) technique has been explored to fabricate the OTFTs.

Similar to the inkjet printing technique, the DIW method uses a nozzle to deposit the ink onto a substrate. The ink can be conductive materials (e.g., nanoparticle-based and flake-based silver inks) as well as composed of polymers suspended or solubilized in the solvents which are not restricted to the low viscosity materials as in the inkjet printing as recommended in [24–26]. On top of that, this method does not require high processing temperatures, hence making it suitable for flexible electronic applications. Although the DIW method has been used to deposit the electrodes for several electronic components such as diodes and light-emitting diodes (LEDs), as reported by Hou *et al.*, [27], nevertheless a limited number of research can be found in utilizing this method for the fabrication of the OTFTs. Since a wide range of materials can be used in the DIW printer, therefore, this technique can offer layer-by-layer patterning directly from a computer-aided design (CAD) and can serve as a new bottom-up manufacturing technology to fabricate electronic devices. The general steps in the manufacturing process of the DIW printing technique can be represented as shown in Figure 2.





In this work, we successfully reported a low-voltage, room-temperature, printed, and all-solutionprocessable OTFT using silver conductive ink, PVA, and TIPS-pentacene as the conductive electrodes, gate dielectric, and organic semiconducting (OSC) layers, respectively on the silicon wafer. Interestingly, the electrodes were deposited using the DIW printing technique up to a micrometre channel length. Besides, the proposed OTFT showed a significant improvement in terms of the operating voltage since high-*k* PVA has been utilized as the dielectric layer. On top of that, the overall processing temperature has been kept below 150 °C to ensure its compatibility with flexible substrate requirements.

The rest of the paper is structured as follows: Section 2 specifies the materials used and experimental details in fabricating the proposed device. This section also describes the electrical and morphological characterizations of the fabricated BGBC OTFT. Next, Section 3 analyses the morphological and electrical characteristics of the fabricated device fabricated devices. These results have been discussed comprehensively and compared with previous works if applicable. Finally, Section 4 concludes the paper.

2. Materials and Experimental Details

2.1 Materials

In this research, an off-the-shelf silver conductive ink purchased from Voltera Inc., was used to deposit the electrodes (i.e., source, drain, and gate terminals), while a 99 +% hydrolyzed polyvinyl Alcohol (PVA) (M_w = 89000-98000) purchased from Sigma-Aldrich was used as the dielectric layer. For the organic semiconducting (OSC) layer, а high purity >99.9 % 6.13bis(triisopropylsilylethynyl)pentacene (TIPS-pentacene) and its solvent, 99.5 % AR Grade Toluene were purchased from Ossila Ltd., and Chemiz (M) Sdn. Bhd., respectively. All materials were used without any further purification. A single-side polished <100> silicon substrate of 625 \pm 25 μ m thickness and 0.001 \sim 0.003 Ω resistance acquired from Fuleda Technology served as the substrate for the OTFT fabrication.

2.2 Experimental Details

In general, this work can be divided into two main parts – device fabrication using the DIW printing technique, followed by the electrical and morphological characterizations of the fabricated device. The fabrication and measurements were conducted under ambient air and at room temperature. Note that, in this work, all solution-processable materials were used to fabricate a bottom gate bottom contact (BGBC) OTFT.

2.2.1 Fabrication of the low-voltage all-solution processable OTFT

First, the silicon (Si) substrate was diced into a 20 mm \times 15 mm piece and cleaned by a standard solvent-cleaning procedure by using acetone, isopropyl alcohol (IPA), and deionized (D/I) water sequentially in an ultrasonic bath for 3 min each. The cleaned substrate was then dried using a dryer to remove any residual solvent and moisture. In this work, a Voltera's V-one DIW printer was used to deposit the gate as well as the source/drain electrodes. The conductive ink was transferred to the printer's nozzle to initiate the printing process. The printer's parameters, such as the kick and the rheological setpoint were adjusted as in the work by Yusof et al., in [29]. Next, the gate electrode was deposited onto the substrate. Subsequently, the printed electrode was sintered on the printer's heated bed at a temperature between 100 °C to 150 °C for 1 hour. To deposit the dielectric layer, PVA powder was dissolved in the D/I to form a PVA solution. 100 μl of PVA solution was spin-coated on the gate electrode, followed by the annealing process at a temperature between 80 °C to 100 °C for 1 hour. To form a bottom contact device, the source/drain electrodes were printed on the PVA dielectric layer before they were cured at 100 °C to 150 °C for 1 hour. Next, to complete the OTFT structure, 60 µl of OSC solution was spin-coated on the source/drain electrodes and annealed at a temperature between 80 °C to 100 °C for 10 min to remove any access solvent. The OSC solution was prepared by dissolving TIPS-pentacene in its solvent, Toluene. Finally, any excess semiconductor on the sample's surface was cleaned with a cotton bud wetted with Toluene. Figure 3 illustrates the overall fabrication steps of the proposed low-voltage BGBC OTFT.



Fig. 3. The overall fabrication steps of the proposed low-voltage BGBC OTFT

2.2.2 Electrical and morphological characterization of the low-voltage OTFT

The OTFT was characterized and analyzed using a Keithley 4200 semiconductor analyzer and a quick test system consisting of a custom probe station and optical microscope. The output characteristics were measured using a V_{DS} sweep of 0 to -3 V for a range of V_{GS} values over 0 to -10 V. The investigation of the morphology of TIPS-pentacene film on the PVA/Si substrate was performed using scanning electron microscopy (SEM). The DIW printed Ag electrode surface profile was measured by a KLA-Tencor Alpha-Step[®] D-100 profilometer, and its morphology was characterized by a confocal laser scanning microscope (LSM) and SEM. The overall fabrication and characterization flow is depicted in Figure 4.



Fig. 4. The overall fabrication and characterization processes of the OTFT

3. Results & Discussion

3.1 Morphological Characterization of the OTFT

Figure 5(a) shows the schematic diagram of the proposed OTFT device based on the materials used on each layer, while Figure 5(b) displays the camera photograph of the DIW-printed OTFT device. The OTFT was fabricated using the Ag conductive ink, the TIPS-pentacene solution, and the PVA solution for the electrodes (i.e., source/drain and gate terminals), the OSC layer, and the dielectric layer, respectively, on Si substrate. Figure 5(c) and Figure 5(d) illustrate the chemical structures of the semiconducting material TIPS-pentacene and the dielectric material PVA, respectively.



Fig. 5. (a) Schematic diagram of the device structure, (b) camera photograph of the DIW-printed OTFT device fabricated on Si substrate, (c) chemical structure of TIPS-pentacene organic semiconductor, and (d) chemical structure of PVA

The DIW-printed method has been explored to develop various sensors and other electronic circuits, as stated by Hou *et al.*, in [27]. Surprisingly, only a handful of studies have been done to employ the DIW printing technique in the deposition of the electrodes for the OTFT applications. As the channel length of the OTFT plays an important role in determining the overall performance of the OTFT, researchers usually attached additional parts to the DIW printer, such as a meniscus-guided pen, as mentioned by Kee *et al.*, in [30] in order to scale down the channel size. Figure 6(a) shows the source/drain layout of the proposed OTFT. In this work, we successfully employed the DIW printing technique to deposit the source/drain contacts with channel lengths up to micrometre size. The approximate channel length of the fabricated OTFT was 120 μ m, as shown in Figure 6(b). A DIW printer deposited a relatively smooth and even pattern with an average thickness of 8.319 μ m, as depicted in Figure 6(c).



Fig. 6. (a) The layout of the source/drain contacts of the proposed OTFT, (b) LSM image of the printed channel with a channel length of 120 μ m, and (c) SEM image of the printed electrode with an average thickness of 8.319 μ m

As mentioned previously, the DIW printing technology has surpassed the conventional inkjet printer in terms of the selection of materials due to its compatibility with various types of inks. In this work, silver conductive ink has been used to deposit the conductive electrodes of the OTFT. No clogging issue was reported during the deposition process, and the printed patterns were deposited smoothly on the substrate, as seen in Figure 5(b). The silver conductive ink can be directly used without further modification, unlike the inkjet printing method, which needs to be tailored according to the printer's specifications.

In order to promote hole injection between the electrodes and the OSC layer, the work function of the electrode has to match the energy level of the highest occupied molecular orbital (HOMO) or the lowest unoccupied molecular orbital (LUMO) of the organic molecules as stated in [31]. In other words, a narrow energy barrier between the electrode and semiconductor is required. Figure 7 displays the energy level diagrams of the commonly used conductive inks i.e., copper (Cu), silver (Ag), and gold (Au), against the organic molecule, TIPS-pentacene and their work functions are 4.54 eV, 4.93 eV, and 5.27 eV, respectively as reported in [32,33]. Although Au's work function matches the LUMO of TIPS-pentacene the best, nevertheless, its high curing temperature (> 190 °C) impedes its applications in flexible electronics. On the other hand, Ag shows a relatively narrow energy barrier against TIPS-pentacene with an energy gap of less than 0.4 eV and requires a sintering temperature of less than 150 °C, making it suitable for flexible substrate applications. Hence, the Ag conductive ink was selected to deposit the electrodes in this work.



Fig. 7. Energy level diagrams of the Cu, Ag, and Au against HUMO-LUMO of TIPS-pentacene

Figure 8(a) presents an optical image of the proposed PVA-based dielectric OTFT, while Figure 8(b) portrays a water droplet contact angle on the PVA dielectric film. In general, the water contact angle describes the surface hydrophilicity. Kwon *et al.*, in their work [34] suggested that the growth of OSC film can be improved by reducing the hydrophilic and polar properties of a dielectric surface. Surface with hydrophobic characteristics shows contact angle $> 90^{\circ}$. In this work, the D/I water droplet on the PVA surface recorded a contact angle of 64.65°, showing a slightly hydrophilic characteristic. Nevertheless, the hydrophobicity of the PVA surface can be increased by treating the surface with surface treatments. Figure 8(c) shows the SEM image of the deposited OSC layer. The spin-coated TIPS-pentacene appeared to be relatively smooth with < 40 nm thickness. It is worth mentioning that both PVA dielectric and TIPS-pentacene OSC layers were cured at temperatures between 80 °C to 100 °C to match flexible electronics requirements.



Fig. 8. (a) Optical image of the PVA-based dielectric OTFT, b) D/I water droplet on the PVA surface with 64.65° contact angle, and (c) SEM image of the TIPS-pentacene layer with 36.5 nm thickness

3.2 Electrical Characterization of the OTFT

Next, the electrical characteristics of the OTFT were evaluated. Figure 9(a) shows the output characteristics ($|I_{DS}-V_{DS}$), while Figure 9(b) and (c) display the transfer characteristics ($|I_{DS}|-V_{GS}$) of the proposed BGBC OTFT and its corresponding square-root I_{DS} ($\sqrt{I_{DS}-V_{GS}}$) curve, respectively. V_{DS} was varied from 0 to -3 V with -0.1 V interval at different V_{GS} ranging from 0 to -10 V. Negative voltages have been applied since holes are the majority charge carriers in TIPS-pentacene. From Figure 9, it can be seen that the proposed TIPS-pentacene OTFT exhibited a typical p-type field effect transistor behaviour. Distinct linear and saturation regions can be observed from the output curves, as depicted in Figure 9(a). From the transfer curve and its corresponding square-root I_{DS} curve in Figure 9(b) and (c), the saturation mobility μ_{sat} of about 4.49×10^{-1} cm²/Vs, the threshold voltage V_{th} of -1.5 V, and the on/off current ratio (I_{ON}/I_{OFF}) up to 10^8 (V_{GS} = -4 V and V_{DS} = -1.5 V) were extracted. The field effect mobility of the OTFT at saturation region was calculated using Eq. (2) as done in [35]

$$\mu_{sat} = \frac{L}{W} \frac{1}{c_i} \frac{\delta^2 I_{DS}}{\delta V_{GS}^2}$$
(2)

Where μ_{sat} is the saturation mobility, C_i is the geometric capacitance of the dielectric, while L and W are the channel length and width, respectively. The deposited OSC layer plays an important role in determining the mobility of the OTFT. In this work, the fabricated OTFT shows a fair μ_{sat} as compared to the other inkjet-printed OTFTs, as recorded in Table 1.

Besides that, a subthreshold swing S is used to determine whether a good interface is formed between the dielectric and the OSC layers. The S value was calculated from the inverse of the subthreshold slope and can be expressed as in Eq. (3) as done in [36]. Apart from that, the S can also be written as Eq. (4) and can be used to calculate the lowest theoretical S at room temperature.

$$S = \frac{dV_{GS}}{d(\log I_{DS})} \tag{3}$$

$$S = \frac{K_B T}{q} ln 10 \tag{4}$$

Where T is the temperature in Kelvin, K_B is Botlzmann's constant, and q is the elementary charge. At a room temperature of 300 K, S is determined to be 57 mV/decade. Remarkably, the proposed OTFT achieved a subthreshold swing S of 66.8 mV/decade, nearly reaching the theoretical limit at room temperature. This confirms a good interface between the PVA dielectric and TIPS-pentacene layers due to low deep gap states localized near these two layers' interface.



Fig. 9. Characteristics of BGBC OTFT: (a) Output $(I_{DS}-V_{DS})$, (b) transfer $(|I_{DS}|-V_{GS})$ characteristics, and (c) square-root I_{DS} ($\sqrt{I_{DS}-V_{GS}}$) curve of the proposed all-solution processable OTFT based on TIPS-pentacene OSC layer and high-*k* PVA dielectric layer

On top of that, in this study, we successfully fabricated the OTFT with a low operating voltage using a high-*k* dielectric material. A major improvement in terms of the operating voltage can be seen as compared to previous work by Yusof *et al.*, in [29]. Previously, the operating voltage of the OTFT reached up to -60 V. In this work, the low-voltage OTFT was realized by using a polymeric PVA dielectric layer. The proposed OTFT can function at the operating voltages < -15 V. The high-*k* material has been proven to increase the overall gate capacitance, which, in return, improves the operating voltage of the device. Besides, high I_{ON}/I_{OFF} is achieved due to high drain current during on stage with minimum leakage current during off state. This may be attributed to the fair quality of deposited semiconductor and dielectric layers, as shown in Figure 8.

In general, the overall performance of the fabricated device is comparable with that of those fabricated using an inkjet printing technique, as listed in Table 1. Based on Table 1, the proposed OTFT not only demonstrated a low-operating voltage as well as low V_{th}, but also showed up to two order enhancement in terms of I_{ON}/I_{OFF} . Besides, the μ_{sat} achieved is on par with the other devices as well. In fact, the proposed DIW-printed OTFT shows an equivalent performance as thermally evaporated OTFT, as shown by Mahato *et al.*, in [37]. In a nutshell, based on the results summarized in Table 1, it can be verified that the proposed DIW printing technique can be exploited to fabricate the OTFT without compromising its electrical and morphological performances, while the high-*k* dielectric layer successfully reduced the operating voltage of the proposed device. Interestingly, the

DIW printer can be used to deposit the source/drain electrodes up to micrometre channel length without clogging issues due to its compatibility with various materials, including high-viscosity inks. This makes the DIW technology more flexible and can be further explored to fabricate low-voltage OTFTs in novel flexible electronic circuits and sensors.

Comparison of the proposed OTFT performance with other state-of-the-art works								
Reference	[29]	[36]	[37]	[38]	[39]	This work		
S/D Deposition Technique	DIW- printed	lnkjet- printed	Thermally evaporated	Inkjet-printed	lnkjet- printed	DIW-printed		
OSC Layer	TIPS- pentacene	F8T2	TIPS- pentacene	FS0027	TIPS- pentacene	TIPS- pentacene		
Dielectric Layer	SiO ₂	Cytop®	PVA	PVP	PVP	PVA		
Saturation Mobility µ _{sat} (cm²/Vs)	4.28 x 10 ⁻⁵	9.70 x 10 ⁻³	3.4 x 10 ⁻²	1.90 x 10 ⁻⁴	6.50 x 10 ⁻²	4.49 × 10 ⁻¹		
Threshold Voltage V _{th} (V)	-0.40	-12.50	-13.8	-0.90	1.24	-1.5		
On/Off Current Ratio I _{ON} /I _{OFF}	10 ²	10 ²	10 ³	10 ²	10 ³	10 ⁸		
Subthreshold Swing SS (mV/decade)	10	378	4200	-	-	66.8		

Table 1

4. Conclusions

Recent developments in DIW printing technology have broadened its applications in flexible electronics. The ability to rapidly pattern functional materials over a broad range of materials without clogging issues has made this technology a better option than the inkjet printing technique for OTFT fabrication. Besides, the high operating voltage of the OTFT impedes its implementation in real-life applications. Hence, in this work, we successfully developed a solution-processable OTFT with channel length up to a micrometre scale using a DIW printing method. On top of that, the utilization of a high-*k* PVA material as the dielectric layer allows the realization of the OTFT working at a low operating voltage of less than -15 V. Remarkably, the proposed BGBC TIPS-pentacene OTFT exhibited saturation mobility of 4.49×10^{-1} cm²/Vs, a threshold voltage of -1.5 V, an on/off current ratio of 10⁸, and a subthreshold swing up to 66.8 mV/decade. Besides, the overall processing temperature was kept below 150 °C to suit flexible electronics requirements. Thus, we believe that continuous efforts in scaling down the channel length by using the DIW printing technique and utilizing a high-*k* material for the dielectric layer canfurther improve the overall operation of the OTFT. This will eventually lead to the next generation of highly embedded electronics at low cost and low operating voltage for flexible devices and wearable systems.

Acknowledgement

This research was funded by the Ministry Of Higher Education Malaysia for the Fundamental Research Grant Scheme with Project code: FRGS/1/2020/TKO/USM/02/30. The authors also would like to express gratitude to USM School of Electrical and Electronic Engineering Semiconductor Lab (SEEE Semiconductor Lab) for the research facilities to conduct the research.

References

- [1] Matsui, Hiroyuki, Yasunori Takeda, and Shizuo Tokito. "Flexible and printed organic transistors: From materials to integrated circuits." *Organic Electronics* 75 (2019): 105432. <u>https://doi.org/10.1016/j.orgel.2019.105432</u>
- [2] Kuamr, Prashant, Vishwambhar Nath Mishra, and Rajiv Prakash. "Highly Sensitive and Selective Room Temperature-Operated NO 2 Sensor Based on Eco-Friendly Water Processed Low Voltage Operable OFET." IEEE Sensors Journal 23, no. 12 (2023): 12544-12551. https://doi.org/10.1109/JSEN.2023.3271598
- [3] Dai, Yahao, Huawei Hu, Maritha Wang, Jie Xu, and Sihong Wang. "Stretchable transistors and functional circuits for human-integrated electronics." *Nature Electronics* 4, no. 1 (2021): 17-29. <u>https://doi.org/10.1038/s41928-020-00513-5</u>
- [4] Polena, John, Daniel Afzal, Jenner HL Ngai, and Yuning Li. "Temperature sensors based on organic field-effect transistors." *Chemosensors* 10, no. 1 (2021): 12. <u>https://doi.org/10.3390/chemosensors10010012</u>
- [5] Yusof, Nur Syahadah, Mohamed Fauzi Packeer Mohamed, Nor Azlin Ghazali, Muhammad Firdaus Akbar Jalaludin Khan, Safizan Shaari, and Mohd Nazim Mohtar. "Evolution of solution-based organic thin-film transistor for healthcare monitoring–from device to circuit integration: A review." *Alexandria Engineering Journal* 61, no. 12 (2022): 11405-11431. <u>https://doi.org/10.1016/j.aej.2022.05.013</u>
- [6] Kehrer, Lorenz A., Stefan Winter, Rene Fischer, Christian Melzer, and Heinz von Seggern. "Temporal and thermal properties of optically induced instabilities in P3HT field-effect transistors." *Synthetic metals* 161, no. 23-24 (2012): 2558-2561. <u>https://doi.org/10.1016/j.synthmet.2011.08.007</u>
- [7] Sawatzki-Park, Michael, Shu-Jen Wang, Hans Kleemann, and Karl Leo. "Highly ordered small molecule organic semiconductor thin-films enabling complex, high-performance multi-junction devices." *Chemical Reviews* 123, no. 13 (2023): 8232-8250. <u>https://doi.org/10.1021/acs.chemrev.2c00844</u>
- [8] Fan, Ching-Lin, Hou-Yen Tsao, Yu-Shien Shiah, Che-Wei Yao, and Po-Wei Cheng. "Performance enhancement of pentacene-based organic thin-film transistors using a high-K PVA/low-K PVP bilayer as the gate insulator." *Polymers* 13, no. 22 (2021): 3941. <u>https://doi.org/10.3390/polym13223941</u>
- [9] Lee, Yoon Ho, Moonjeong Jang, Moo Yeol Lee, O. Young Kweon, and Joon Hak Oh. "Flexible field-effect transistortype sensors based on conjugated molecules." *Chem* 3, no. 5 (2017): 724-763. <u>https://doi.org/10.1016/j.chempr.2017.10.005</u>
- [10] Jain, Sushil Kumar, Amit Mahesh Joshi, and Deepak Bharti. "Effect of temperature on performance characteristics with varying defect states parameters in TIPS-pentacene based OTFTs on n++ silicon substrate." *Silicon* 15, no. 15 (2023): 6397-6406. <u>https://doi.org/10.1007/s12633-023-02435-1</u>
- [11] Mohammadian, Navid, and Leszek A. Majewski. "High capacitance dielectrics for low voltage operated OFETs." *Integrated Circuits/Microchips* (2020): 1-24. <u>https://doi.org/10.5772/intechopen.91772</u>
- [12] Kim, Seongjae, Juhyung Seo, Juhhwan Choi, and Hocheon Yoo. "Vertically integrated electronics: new opportunities from emerging materials and devices." *Nano-Micro Letters* 14, no. 1 (2022): 201. <u>https://doi.org/10.1007/s40820-022-00942-1</u>
- [13] Choi, Junhwan, and Hocheon Yoo. "Combination of Polymer Gate Dielectric and Two-Dimensional Semiconductor for Emerging Field-Effect Transistors." *Polymers* 15, no. 6 (2023): 1395. <u>https://doi.org/10.3390/polym15061395</u>
- [14] Ding, Chenming, Junyang Deng, Miao Cheng, Mengmeng Li, and Ling Li. "Structural control of charge transport in polymer monolayer transistors by a thermodynamically assisted dip-coating strategy." *Journal of Materials Chemistry C* 11, no. 18 (2023): 6026-6033. <u>https://doi.org/10.1039/D3TC00562C</u>
- [15] Chaudhary, Vivek, Rajiv K. Pandey, Rajiv Prakash, Naresh Kumar, and Arun Kumar Singh. "Highly aligned and crystalline poly (3-hexylthiophene) thin films by off-center spin coating for high performance organic field-effect transistors." *Synthetic Metals* 258 (2019): 116221. <u>https://doi.org/10.1016/j.synthmet.2019.116221</u>
- [16] Li, Jian, Yiding Gu, Ting Zhang, Jiang Huang, Zhi David Chen, Chaoyue Zheng, and Shibin Li. "A self-assembled monolayer modification to enhance the performance of PVA polymer electret-based organic synaptic phototransistor." *IEEE Transactions on Electron Devices* 70, no. 7 (2023): 3801-3807. <u>https://doi.org/10.1109/TED.2023.3274502</u>
- [17] Wang, Wei, Zihan He, Chong-an Di, and Daoben Zhu. "Advances in organic transistors for artificial perception applications." *Materials Today Electronics* 3 (2023): 100028. <u>https://doi.org/10.1016/j.mtelec.2023.100028</u>
- [18] Mirshojaeian Hosseini, Mohammad Javad, Yi Yang, Walter Kruger, Tomoyuki Yokota, Sunghoon Lee, Takao Someya, and Robert A. Nawrocki. "270 nm ultra-thin self-adhesive conformable and long-term air-stable complimentary organic transistors and amplifiers." *npj Flexible Electronics* 7, no. 1 (2023): 38. <u>https://doi.org/10.1038/s41528-023-00267-y</u>
- [19] Benas, Jean-Sébastien, Fang-Cheng Liang, Manikandan Venkatesan, Zhen-Li Yan, Wei-Cheng Chen, Su-Ting Han, Ye Zhou, and Chi-Ching Kuo. "Recent development of sustainable self-healable electronic skin applications, a review with insight." *Chemical Engineering Journal* 466 (2023): 142945. <u>https://doi.org/10.1016/j.cej.2023.142945</u>

- [20] Tang, Wei, Linrun Feng, Jiaqing Zhao, Qingyu Cui, Sujie Chen, and Xiaojun Guo. "Inkjet printed fine silver electrodes for all-solution-processed low-voltage organic thin film transistors." *Journal of Materials Chemistry C* 2, no. 11 (2014): 1995-2000. <u>https://doi.org/10.1039/c3tc32134g</u>
- [21] Tao, Ruiqiang, Honglong Ning, Jianqiu Chen, Jianhua Zou, Zhiqiang Fang, Caigui Yang, Yicong Zhou, Jianhua Zhang, Rihui Yao, and Junbiao Peng. "Inkjet printed electrodes in thin film transistors." *IEEE Journal of the Electron Devices Society* 6 (2018): 774-790. <u>https://doi.org/10.1109/JEDS.2018.2852288</u>
- [22] Singh, Subhash. "Fully solution-processed carbon nanotubes thin film transistors and PMOS inverters on glass substrate." *Flexible and Printed Electronics* 8, no. 1 (2023): 015011. <u>https://doi.org/10.1088/2058-8585/acb5ae</u>
- [23] Massey, Roslyn S., Xiaoyu Song, and Ravi Prakash. "Direct Printed Flexible Organic Thin-Film Transistors With Cross-Linked PVA-Carrageenan Gate Dielectric." *IEEE Sensors Letters* 7, no. 5 (2023): 1-4. <u>https://doi.org/10.1109/LSENS.2023.3271061</u>
- [24] Martinelli, Angelo, Andrea Nitti, Riccardo Po, and Dario Pasini. "3D printing of layered structures of metal-ionic polymers: recent progress, challenges and opportunities." *Materials* 16, no. 15 (2023): 5327. <u>https://doi.org/10.3390/ma16155327</u>
- [25] Hamrayev, Hemra, Kamyar Shameli, and Mostafa Yusefi. "Preparation of zinc oxide nanoparticles and its cancer treatment effects: A review paper." Journal of Advanced Research in Micro and Nano Engineering 2, no. 1 (2020): 1-11.
- [26] Ahmed, Waqar, Nor Azwadi Che Sidik, and Yutaka Asako. "Metal oxide and ethylene glycol based well stable nanofluids for mass flow in closed conduit." *Journal of Advanced Research in Micro and Nano Engineering* 6, no. 1 (2021): 1-15.
- [27] Hou, Zhenzhong, Hai Lu, Ying Li, Laixia Yang, and Yang Gao. "Direct ink writing of materials for electronics-related applications: a mini review." Frontiers in Materials 8 (2021): 647229. <u>https://doi.org/10.3389/fmats.2021.647229</u>
- [28] Al-Nimry, Suhair S., and Rawand M. Daghmash. "Three dimensional printing and its applications focusing on microneedles for drug delivery." *Pharmaceutics* 15, no. 6 (2023): 1597. <u>https://doi.org/10.3390/pharmaceutics15061597</u>
- [29] Yusof, Nur Syahadah, Mohamed Fauzi Packeer Mohamed, Nor Azlin Ghazali, Muhammad Firdaus Akbar Jalaludin Khan, Mohd Zamir Pakhuruddin, and Safizan Shaari. "All Solution Processable OTFT-Based on Direct-Written Printing Method Towards Flexible Electronics Applications." *Journal of Advanced Research in Applied Sciences and Engineering Technology* 41, no. 2 (2024): 93-101. <u>https://doi.org/10.37934/araset.41.2.93101</u>
- [30] Kee, Seyoung, Peikai Zhang, and Jadranka Travas-Sejdic. "Direct writing of 3D conjugated polymer micro/nanostructures for organic electronics and bioelectronics." *Polymer Chemistry* 11, no. 28 (2020): 4530-4541. <u>https://doi.org/10.1039/D0PY00719F</u>
- [31] Hong, Jung-Pyo, Aee-Young Park, Seonghoon Lee, Jihoon Kang, Nayool Shin, and Do Y. Yoon. "Tuning of Ag work functions by self-assembled monolayers of aromatic thiols for an efficient hole injection for solution processed triisopropylsilylethynyl pentacene organic thin film transistors." *Applied Physics Letters* 92, no. 14 (2008). <u>https://doi.org/10.1063/1.2907691</u>
- [32] Zangmeister, Christopher D., Laura B. Picraux, Roger D. van Zee, Yuxing Yao, and James M. Tour. "Energy-level alignment and work function shifts for thiol-bound monolayers of conjugated molecules self-assembled on Ag, Cu, Au, and Pt." *Chemical physics letters* 442, no. 4-6 (2007): 390-393. <u>https://doi.org/10.1016/j.cplett.2007.06.012</u>
- [33] Saitoh, Masashi, and Toshiyuki Tamai. "Printed Silver Electrode for Silicon-Based Schottky Barrier Diode: High Rectification Ratio Enabled by Ag/p-Si Interface Exceeds Theoretical Barrier Height." (2020). <u>https://doi.org/10.26434/chemrxiv.13316555</u>
- [34] Kwon, Hyeok-jin, Chun Yan Gao, Xiaowu Tang, Jisu Hong, Chan Eon Park, Hoyoul Kong, Se Hyun Kim, and Hoichang Yang. "Comparison of semiconductor growth and charge transport on hydrophobic polymer dielectrics of organic field-effect transistors: Cytop vs. polystyrene." Organic Electronics 77 (2020): 105485. https://doi.org/10.1016/j.orgel.2019.105485
- [35] Cho, Song Yun, Jung Min Ko, Jongsun Lim, Jun Young Lee, and Changjin Lee. "Inkjet-printed organic thin film transistors based on TIPS pentacene with insulating polymers." *Journal of Materials Chemistry C* 1, no. 5 (2013): 914-923. <u>https://doi.org/10.1039/C2TC00360K</u>
- [36] Wageh, S., W. Boukhili, Abdullah S. Alshammari, and Ahmed Al-Ghamdi. "Experiment study and analytical modeling of fully solution processed organic thin film transistors with conductive polymer top-gate electrode: Performance optimization." *Materials Science in Semiconductor Processing* 157 (2023): 107325. <u>https://doi.org/10.1016/j.mssp.2023.107325</u>
- [37] Mahato, Ajay Kumar, Deepak Bharti, Pulkit Saxena, Vivek Raghuwanshi, Ishan Varun, and Shree Prakash Tiwari. "Influence of molecular weight of polymer dielectric on the photo-response of solution-processed OFETs." *Polymer* 224 (2021): 123724. <u>https://doi.org/10.1016/j.polymer.2021.123724</u>

- [38] Ramon, Eloi, Carme Martínez-Domingo, A. Alcalde-Aragonés, and Jordi Carrabina. "Development of a simple manufacturing process for all-inkjet printed organic thin film transistors and circuits." *IEEE Journal on Emerging and Selected Topics in Circuits and Systems* 7, no. 1 (2016): 161-170. <u>https://doi.org/10.1109/JETCAS.2016.2617205</u>
- [39] Chung, Seungjun, Jewook Ha, and Yongtaek Hong. "Fully inkjet-printed short-channel organic thin-film transistors and inverter arrays on flexible substrates." *Flexible and Printed Electronics* 1, no. 4 (2016): 045003. https://doi.org/10.1088/2058-8585/1/4/045003