1.
Chung SS, Ooi CY, Teoh GS. Low Power Integrated Circuit Design of Extreme Learning Machine using Power Gating Methodology. ARCA [Internet]. 2024Feb.17 [cited 2024Dec.31];31(1):13-9. Available from: https://akademiabaru.com/submit/index.php/arca/article/view/5211