[1]
S. S. Chung, C. Y. . Ooi, and G. S. . Teoh, “Low Power Integrated Circuit Design of Extreme Learning Machine using Power Gating Methodology”, ARCA, vol. 31, no. 1, pp. 13–19, Feb. 2024.