

Modeling and Analysis of Channel Bandwidth Selectivity and Linearity Performance of I**/**Q Baseband Receiver SoC

S. Basir

RF Microelectronics Lab., UNIKL Kulim Hi-Tech Park Campus, Malaysia. *basir@unikl.edu.my*

Abstract – *This paper presents the methodologies used to model and verify critical parameters of a differential In-phase/Quadrature (I/Q) baseband channel of an integrated circuits system, consists of amplifiers and filters in a single chip radio transceiver. It is a highly compact circuit of novel Software Defined Radio (SDR), System-on-Chip (SoC) to support Multi-Band and Multi-Mode operation. The architecture is designed to fulfill critical requirements of very low power consumption, high linearity, very low noise floor, optimized chip size and high reliability for wideband radio networks transceiver applications. Integrating the entire wireless transceiver system into a single chip can greatly minimize its size, simplify assembly process, and decrease manufacturing cost. However, the manual characterization and verification processes of such custom SoC, is very much daunting and time consuming with such overwhelm simulation analysis iterations. This paper discusses an industrial standard procedure to reduce the time needed and ease verification processes for such a complex design, utilizing Cadence EDA Tools and Keysight Technologies Advanced Design System Software. In general, the required receiver baseband path consists of amplifiers and filters line-up to perform 75dB Inter-Modulation Distortion (IMD) suppression or blocking capability. Detailed parameters subjected to characterization are shown and verified to the specification of SDR transceiver SoC [1]. The SoC architecture has low noise amplifier (LNA), local oscillator, down conversion mixer, post mixer amplifier, and baseband path. The baseband path includes several receiver components such as amplifiers and low pass filters (LPFs) producing low bandwidth (BW) selectivity errors, high linearity, and low baseband noise. Finally, the critical parameters of the amplifier and filter blocks are simulated, analyzed, and verified to satisfy the required design specifications. Copyright © 2016 Penerbit Akademia Baru - All rights reserved.*

Keywords: Modeling, Verification, Multi-Band, Multi-Mode, SoC, Baseband, Transceiver

1.0 INTRODUCTION

Single chip radio system integrates transmitter, receiver, amplifier, power management components and other baseband logic circuits into one single chip. The realization of a single chip radio is greatly motivated by deep sub-micron CMOS technology capability in terms of size and low power consumptions. The higher integration level increases reliability of the final product. However, the process of verification and validation to the industrial specifications are not easily performed. This is due to the complexity of such system that consists of RF, Analog and Digital blocks on the same platform, long hours of manual measurement, and verifications. The following contents of this paper discuss guided

characterization analyses of the modeled receiver baseband path, from overall architecture design into its detailed critical parameters verification perspective. The transceiver SoC IC is designed and simulated to support analog VHF/UHF/ 700/800/1000MHz FM, and Linear QAM following the TIA/EIA specifications.[13]

2.0 OVERALL SYSTEM DESIGN

The receiver chain contains RF input line-up to meet direct conversion and superheterodyne receiver requirements from 49MHz to 1GHz. The RF channel contains low noise amplifier (LNA), variable gain amplifier (VGA), and a quadrature sampling demodulator. The output of the demodulator interfaces to a complete baseband section, containing highly linear post mixer amplifier (mixer AB AMP.), 4 poles of selectivity feature, IF amplifier stages, and sigma delta Analog-to-Digital Converter (ΣΔ ADC), and post-ΣΔ ADC digital formatting section.

The baseband bandwidth selectivity is compensated for temperature and provides tolerances with variable RC track compensation. This SoC incorporates a passive 1-Pole after the first Mixer AB AMP. to provide additional selectivity. The output stage is a Synchronous Serial Interface (SSI) with programmable rates to accommodate multiple protocols. The receiver RF path interface impedance is differential 50 ohms with a DC common mode voltage of approximately 1.80V. The output of the analog signal path is sampled and digitized using a high-resolution ΣΔ ADC. The digitized signal enters a digital portion of the receiver consists of decimation filters, digital filters, digital formatting and serial data port of SSI. Any unique circuitry to a specific mode of operation is to be powered down during disable mode to conserve power. The receiver path consists of a RF-to-analog baseband and the small digital sub-block with the RC ramp-tune compensation for the 1-Pole filter. The designed analog baseband sub-systems are LNA, a down mixer, a low noise post mixer amplifier, a 1-Pole filter with a tracked, programmable corner frequency, a baseband amplifier with step programmable gain. The output of the analog signal path is routed to an external baseband IC for DSP. A down mixer is a baseband path that provides tunable selectivity for enhanced dynamic range and a high precision ΣΔ ADC. The output of the ΣΔ ADC is post-processed and formatted for SSI interface to the DSP. The overall description of the SoC receiver function is delineated below [2]:

- 1) The receiver front end topology has a distributed filter-LNA-filter-LNA configuration to: a) provide sufficient front end selectivity to meet out-of-band blocking.
	- b) ensure sufficient reverse isolation emissions at the antenna feral, and
	- c) reduce individual LNA gain requirements to enhance linearity.
- 2) The SoC receiver is designed to support 75dB IM suppression performance in Direct Conversion Radio (DCR) mode with system blocking performance of 100dB at 1MHz offsets relative to usable sensitivity.
- 3) There is an internal, on chip FGU for the first LO. The first LO VCO is an external block; therefore the LO into the DCR must be 2x, 4x, or 8x the desired RF frequency to mitigate self quieting.
- 4) The RF input is differential, with an external 1:1 transformer providing single ended-todifferential transformation. The transformer also serves to provide a ground return path for the LNA differential input pins.

3.0 BASEBAND ANALOG INTERFACE DEFINITION

The receiver baseband input incorporates the ability to "switch in" a Wide Band (WB) pole. The corner of the WB pole is set by an external differential switch capacitor with a 1.6k ohm differential source impedance from the down mixer and a pair of 500ohm series resistors. The WB pole is intended to enhance far-out blocking performance and should nominally be set to 150kHz, -3dB corner for most narrow band protocols, or an external capacitance of approximately 620pF differential. The physical receiver line-up path architecture interconnectivity and its overall requirements are shown in the Figure 1.

4.0 BASEBAND 1-POLE LPF

The 1-Pole low pass filter (LPF) corner frequency will be programmable in 9.5% steps. This intermediate frequency (IF) filter works together with the baseband 2-Pole filter to produce a composite 3 pole response. The desired -3dB corner frequencies are characterized for the possible bandwidth settings of the 1-Pole filter. The resistor values are selected to minimize the noise contribution of the filter while maintaining a reasonable capacitance value. The resistors selection BW5[Hex] is the MSB of the serial-peripheral-interface (SPI) bits field BW[5:0] and it will also be used to select between bandwidth range 1 and range 2 of the filter. In range 1, the differential filter capacitor is 400pF. As for range 2, a portion of the differential filter capacitor is to be switched out to realize the wider bandwidths.

Generally, by using a different capacitor range will necessitate another filter tune. The baseband filter bandwidths shall be within $+/-6\%$ of the expected bandwidth and $+/-12\%$ tolerance from schematic to parasitics extracted layout. The filter resistor is composed of a tapped resistor string. The bandwidth tuning and corner frequency tracking are accomplished by selecting the appropriate tap on the resistor string as illustrated in Figure 2. The specifications consider maximum noise of a resistor with 20% higher than nominal, this is due to process tolerances and nominal resistor value for the given bandwidth setting. Bandwidth setting 1 corresponds to the second programmable bandwidth and does not refer to the tracking range [3].

Figure 1: I/Q Baseband Receiver Path of SoC

Figure 2: Differential 1-Pole Filter Interface

Figure 3: Testbench Model of I/Q Baseband Path (Amplifier and Filter)

5.0 BASEBAND AB AMP.1

Baseband Amp.1 is a variable gain amplifier (VGA) with low input referred noise and 8 programmable 2dB gain steps. VGA architecture is implemented to maximize the dynamic range performance of overall system. The SPI bits AMP_VGA[2:0] determines the gain of

the amplifier. The critical condition considered is to match the gain steps between the I/Q path to avoid changing receiver sideband suppression when baseband gain is changed. The required amplifier is designed to have 8 gain programmable tuning steps from 3 dB to 17 dB in 2 dB increments.

6.0 BASEBAND 2-POLE LPF

The active 2-Pole RC filter stage has unity gain and incorporates a tapped series resistor for setting the filter bandwidth. The -3dB corner is slaved to the tracking oscillator designed to provide a clean bandwidth adjustment when a frequency error greater than half a programming step is detected. The nominal Q value for this filter in DCR mode is 1.0.

7.0 BASEBAND AB AMP.2

The second baseband amplifier is cascaded between baseband 2-Pole LPF and ΣΔ ADC. This amplifier has five gain settings in 3dB voltage steps of 0, 3, 6, 9 and 12 dB. The control SPI bits BUFGAIN[2:0] controls the gain acting as a buffer required to drive the $\Sigma\Delta$ ADC input settling times depending on baseband radio mode of operation [4].

8.0 SIMULATION AND VERIFICATION OF 1-POLE AND 2-POLE LPF

A complete top hierarchy layout with parasitics extracted is simulated by injecting 1Vpeak AC signals into each differential I/Q input pins as shown in Figure 3. The testbench is then simulated with a rigorous characterization plan to analyze -3dB corner BW behavior covering all BW settings, IC fabricator's process mismatches, wafer corner, supply voltage changes, and temperature variances (PVT) from -40°C to 100°C.

Figure 4(a): -3dB Corner of 1-Pole LPF

Figure 4(b): -3dB Corner of 1-Pole LPF; (Schematic-to-Layout % Errors)

Bandwidth Corner Requirement: the -3dB corner of LPFs are measured at differential I/Q signals of 1-Pole and 2-Pole for all BW[5:0] settings to determine clean channel cut-off and pass-band clearance [5]. The -3dB bandwidth measurement is then repeated to verify composite's bandwidth corner at the output of 2-Pole LPF. Table 1 shows the results of -3dB corner frequency of the baseband passive 1-Pole and active 2-Pole LPF together with its composite output over 36 bandwidth settings. It is observed that all -3dB corner outputs for BW[5:0] Hex settings falls within expected specifications as shown in Figure 4(a) and 4(b) for better visualization. The Q of the 2-Pole filter is well controlled by the SPI bit BB2P_Q[2:0]. Obviously, with the 2-Pole filter Q set to a nominal value of 1.0 shown in Fig. 5. The composite filter response of the baseband 1-Pole and baseband 2-Pole LPF stage has a flat pass band response as shown in Fig. 6 [6].

 Figure 5: Normalized Amplitude Response of 2-Pole LPF

BW SETS		1-POLE LPF			2-POLE LPF	1-POLE & 2-POLE			
					Individual Block	LPF Composite			
	BW SETS		Extracted Model diff Q diff I		AV EXTRACTED	AV EXTRACTED			
BW				diff I	diff O		diff O		
BW	$[5:0]$	3dB	3dB	3dB BW	3dB BW	diff I 1.25dB	1.25dB		
(Dec)	(Hex)	BW Hz	BW Hz	Hz	Hz	BW Hz	BW Hz		
$\overline{0}$	$\overline{0}$	4147	4147	5303	5303	3183	3182		
$\mathbf{1}$	$\mathbf{1}$	4600	4600	5759	5759	3564	3562		
\overline{c}	\overline{c}	5065	5064	6489	6491	4061	4060		
3	$\overline{\mathbf{3}}$	5557	5556	7230	7231	4353	4351		
$\overline{4}$	$\overline{4}$	6105	6104	7871	7872	4703	4700		
5	5	6786	6785	8529	8531	5211	5207		
6	6	7481	7480	9494	9498	6024	6017		
$\overline{7}$	$\overline{7}$	8217	8217	10680	10680	6466	6462		
8	8	9003	9002	11670	11670	6956	6952		
9	9	10000	10000	12630	12640	7640	7634		
10	0A	11030	11030	13840	13850	8708	8696		
11	0B	12120	12120	15720	15730	9589	9581		
12	0 ^C	13270	13270	17270	17270	10290	10280		
13	0 _D	14670	14670	18690	18700	11190	11180		
14	0E	16250	16250	20360	20370	12620	12600		
15	0F	17850	17850	23050	23070	14210	14200		
16	10	19540	19540	25490	25510	15210	15200		
17	11	21490	21490	27650	27670	16450	16420		
18	12	23790	23790	29970	30000	18240	18200		
19	13	26160	26160	33500	33550	20970	20940		
20	14	28630	28640	37360	37400	22430	22390		
21	15	31390	31400	40820	40860	24180	24130		
22	16	34780	34790	44120	44180	26510	26440		
23	17	38180	38200	48410	48540	30020	29890		
24	18	41830	41830	54760	54850	33090	33000		
25	19	45690	45700	59900	59990	35380	35280		
26	1A	50140	50160	64630	64730	38260	38120		
27	1B	55310	55320	69900	70060	42530	42300		
28	1 ^C	60170	60210	78500	78750	48260	48090		
29	1D	66210	66260	87590	87790	51840	51620		
30	1E	72180	72240	94970	95180	55670	55400		
31	1F	79420	79460	102400	102700	60780	60360		
32	20	87180	87220	113000	113600	68770	68020		
33	21	94990	95050	126000	126500	75420	74960		
34	22	103000	103000	136900	137400	80150	79590		
35	23	112600	112600	148900	148900	86520	85810		

Table 1: -3dB Corner Baseband 1-Pole and 2-Pole LPF

This SoC receiver IC is designed on 0.18micron BiCMOS technology, where it is very crucial to prioritize a characterization plan for PVT and process mismatches. The following Figure $7(a)$ and $7(b)$ show the results of -3dB bandwidth corner sets for BW=10kHz emulating nominal operation of differential I/Q pass band for worst case combinations of PVT. The operating conditions are set to cover the wafer fabrication process corner of sigma between +3 to -3 for 100 runs of Monte Carlo simulations, voltage variances between 2.90V to 2.65V, and temperature changes from -50°C to 100°C. The plots show clearly the fact that differential signals for 1-Pole LPF and its composites of 2-Pole LPF are well maintained within very low errors $(< 4\%)$ as shown in Table 2.

Figure 7(a): -3dB Corner to Pass Band PVT Swept of 1-Pole LPF

9.0 SIMULATION AND VERIFICATION OF CLASS AB AMP.1 AND AMP.2

The I/Q baseband AMP.1 is a class AB amplifier with 8 programmable 2dB variable gain steps from 3, 5, 7, 9, 11, 13, 15, and 17dB respectively. The baseband class AB AMP.2 however, is designed to have 5 programmable 3dB gain steps of variable gain varies from 0, 3, 6, 9 and 12 dB, functioning as a baseband output buffer to drive the ΣΔ ADC. Class AB amplifier and buffer topologies are selected to minimize current drain under DC and AC signal conditions, while maintaining channel linearity of I/Q receiver path. To minimize flicker noise corner and "far-out" noise, the sources of transconductance FETs stages are tied to ground in order to eliminate tail current sources. Variation of the amplifier output common-mode voltage is critical, since it affects currents, gain, noise, and linearity.

Figure 7(b): -3dB Corner to Pass Band PVT Swept of Composite Signals

Linearity Requirement: Linearity is one of the critical parameters that limit system dynamic range in receiver path. As an amplifier approaches compresses operation, non-linear behaviors become more apparent, including increased harmonic content. Linearity is measured based on signal immunity to intermodulation (IM) interference test. The parameters considered are the second order and third order input referred intercept points (IIP2 and IIP3) of 2-tone input signals in dBV**RMS.**

IMD simulation analyses start with injecting a 2-tone sinusoidal signal into an amplifier. A perfectly linear amplifier would produce an output signal that includes two tones at the exact same frequencies as the input signal with amplified output power. However, an actual amplifier will produce additional harmonics content at frequencies other than the two input tones at the output. Second order harmonics occur at multiples of the fundamental tones such as $2f_1$ and $2f_2$ and the third order harmonics can be observed at $3f_1$ and $3f_2$. In addition, the system will produce second-order and third-order distortion products at every combination of the first-order and second-order products, $|f_2-f_1|$ and $|f_1+f_2|$. The signal content due to thirdorder distortion occurs directly adjacent to the two input tones at $|2f_1-f_2|$ and $|2f_2-f_1|$. The IMD measurements verify the power ratio between the power level of output fundamental tones (f_1, f_2) and third-order distortion products $(2f_1-f_2, 2f_2-f_1)$. However, for the purpose of simulated measurements, the second-order and third-order intercept points are defined as follows:

Figure 8: Nonlinear Devices Produce Harmonics Tones

Theoretically, the third order input referred intercept point can be simplified by:

$$
IIP_3 = \frac{(IMD)}{2} + Output Power \tag{1}
$$

$$
IP_n = P + \frac{\Delta P}{n-1} \tag{2}
$$

$$
IIP_2 = P_{i1} + (P_{o2} - P_{o12})
$$
\n(3)

$$
IIP_2 = P_{i2} + (P_{o1} - P_{o12})
$$
\n(4)

$$
IIP_3 = P_{i1} + (P_{o2} - P_{o12})/2
$$
\n⁽⁵⁾

$$
IIP_3 = P_{i2} + (P_{o1} - P_{o21})/2
$$
\n⁽⁶⁾

The IP_n is the n^{th} -order intercept point, P is the fundamental frequency input power in dBV_{RMS} , and ΔP is the difference between desired output signal to undesired nth-order output product in dBVRMS. In order to measure IIP2, p_{i1} and p_{i2} represent the fundamental input power level of the tones at f_1 and f_2 , p_{01} and p_{02} represent the output power for the tones at f_1 and f_2 , and p_{012} is the IM output power for the tone at $|f_2 \pm f_1|$. However, IIP3 is calculated with p_{012} and p_{021} represent IM output power for the tones measured at $|2f_1-f_2|$ and $|2f_2-f_1|$. The linearity characterization plan is to measure system IM suppression capability for all variable gain at nominal operating frequency mode. The system is set for 13.66 kHz operating mode with input power of 2-tone is -16dBm at $f_{1IN}=26kHz$ and $f_{2IN}=50kHz$ injected at all differential I/Q input pins of the baseband path. The maximum input harmonics number is set for 7 tones for wider spectrum observasion. The $2nd$ and $3rd$ order intermodulation distortion products i.e., IMD2 and IMD3 are simulated at 24kHz and 2kHz to verify its IIP2, and IIP3. Table 3 summarizes high linearity measured numbers that correspond to Figure 9 and 10. Figure 11(a) to 11(c) show samples of measured and verified IIP2 and IIP3 of the output signals [7,8].

Table 3: Linearity Data of IIP2 and IIP3; AMP_VGA=[000],[001],[010],[011],[100],[101],[110],[111] = bbfamp1gain=17,15,13,11,9,7,5,3dB; bandwidth=[Mode:12]=13660Hz

bbfamp1gain=dec[7]= $3dB$			bbfamp1gain=dec[6]=5dB			bbfamp1gain=dec[5]=7dB			bbfamp1gain=dec[4]=9dB		
$bbfamp2gain=0$			$bbfamp2gain=0$			$bbfamp2gain=0$			$bbfamp2gain=0$		
bndwdth= $12=13660$ Hz			bndwdth= $12=13660$ Hz			bndwdth= $12=13660$ Hz			bndwdth= $12=13660$ Hz		
	dBV	note		dBV	note		dBV	note		dBV	note
$IIP3_i$	28.10	good	$IIP3_i$	28.11	good	$IIP3_i$	28.15	good	$IIP3_i$	28.22	good
$HP3_ix$	28.09	good	$HP3_i$	28.11	good	$IIP3_i$	28.14	good	$IIP3_i$	28.20	good
$IIP3_q$	28.10	good	$IIP3_q$	28.11	good	$IIP3_q$	28.15	good	$IIP3_q$	28.22	good
$HP3_qx$	28.09	good	$HP3_qx$	28.11	good	$HP3_qx$	28.14	good	$HP3_qx$	28.20	good
$IIP3$ _idiff	28.09	good	$HP3$ _idiff	28.11	good	$HP3$ -idiff	28.14	good	$HP3$ -idiff	28.21	good
$IIP3$ _qdiff	28.09	good	$IIP3$ _qdiff	28.11	good	$HP3$ _qdiff	28.14	good	$HP3_qdiff$	28.21	good
$HP2_i$	48.95	good	$IIP2_i$	50.93	good	$IIP2_i$	52.86	good	$HP2_i$	54.78	good
$HP2_ix$	48.95	good	$IIP2_i$	50.92	good	$IIP2_i$	52.85	good	$HP2_ix$	54.76	good
$HP2_q$	48.95	good	$IIP2_q$	50.93	good	$IIP2_q$	52.86	good	$IIP2_q$	54.76	good
$HP2_qx$	48.95	good	$HP2_qx$	50.92	good	$HP2_qx$	52.85	good	$HP2_qx$	54.78	good
IIP2_idiff	119.5	good	IIP2_idiff	117.5	good	$HP2$ _idiff	115.5	good	$HP2$ _idiff	113.5	good
$IIP2$ _qdiff	119.5	good	$IIP2$ _qdiff	117.5	good	$HP2_qdiff$	115.5	good	$HP2$ _qdiff	113.5	good
bbfamp1gain=dec[3]=11dB			bbfamp1gain=dec[2]=13dB			bbfamp1gain=dec[1]=15dB			bbfamp1gain=dec[0]=17dB		
bbfamp2gain=0			bbfamp2gain=0			bbfamp2gain=0			bbfamp2gain=0		
bndwdth=12=13660Hz			bndwdth=12=13660Hz			bndwdth= $12=13660$ Hz			bndwdth=12=13660Hz		
	dBV	note		dBV	note		dBV	note		dBV	note
IIP3 i	28.37	good	IIP3 i	28.65	good	IIP3 i	29.20	good	IIP3 i	29.86	good
IIP3 ix	28.33	good	IIP3 ix	28.6	good	IIP3 ix	29.13	good	IIP3 ix	29.83	good
IP3q	28.37	good	IP3q	28.65	good	$IIP3_q$	29.20	good	IP3q	29.86	good
IIP3_qx	28.33	good	$IIP3_qx$	28.6	good	IIP3_qx	29.13	good	$IP3$ qx	29.83	good
IIP3_idiff	28.35	good	IIP3 idiff	28.63	good	IIP3_idiff	29.16	good	IIP3 idiff	29.85	good
IIP3 gdiff	28.35	good	IIP3 gdiff	28.63	good	IIP3_qdiff	29.16	good	IIP3_qdiff	29.85	good
IIP ₂ i	56.64	good	IIP2 i	58.43	good	IIP ₂ i	60.09	good	IIP2 i	61.61	good
IIP2 ix	56.61	good	IIP ₂ ix	58.38	good	IIP ₂ ix	60.03	good	IIP2 ix	61.51	good
$IP2_q$	56.64	good	IP2q	58.43	good	IP2q	60.09	good	IP2q	61.61	good
IIP2_qx	56.61	good	$IP2$ qx	58.38	good	IIP2_qx	60.03	good	$IP2$ gx	61.51	good
IIP2 idiff	111.5	good	IIP2 idiff	109.6	good	IIP2 idiff	107.7	good	IIP2 idiff	105.9	good

Figure 9: Stable IIP2 Variations for Different Gain Settings of AB. AMP.1

Figure 10: Stable IIP3 Variations for Different Gain Setting of AB. AMP.1

Figure 11(a): Simulated Plots of Single Ended IIP3 In-Phase (I Channel) Outputs

Figure 11(b): Simulated Plots of Single Ended IIP3 Quadrature (O Channel) Outputs

Baseband Average Input Referred Noise RMS and Spot Noise Requirements: The baseband noise defines the lower bound for receiver system dynamic range and therefore the range is available for different modulations. This impacts the required noise and signalhandling performance, SNR. The average input referred noise RMS (IRN) is modeled and simulated by using an integrating function to the input voltage referred noise power level, V_{NINO}^2 from 0.1kHz to 10kHz as shown below,

$$
IRN_{RMS} = sqrt((integ((V_{NIN)})^2_{1100 \to 10000} / (10000 - 100)))
$$
\n(7)

Similar procedures are repeated to measure IIP2 and IIP3 of AB AMP.2 at minimum (MIN) and maximum (MAX) gain settings, shown in Table 4 for both IIP2 and IIP3 [8,9].

Figure: 11(c): Simulated Plots of Differential IIP3 from I/Q Channels Outputs

Figure 11(d): Simulated Plots of Differential IIP2 from I/Q Channels Outputs

Table 4: AB AMP.2 Summary of IIP2 and IIP3

Figure 12: Total Simulated IRN of I/Q Baseband Amplifier & Filter

Table 5: Summary of Average Input Referred Noise RMS and Spot Noise Analysis

The input referred noise is verified for each of 1-Pole, 2-Pole, AB AMP.1, and AB AMP.2 from 0.1kHz to 10kHz offset frequencies, temperature simulation swept from 25°C to 105°C, with nominal operating BW setting. The total baseband spot noise is 85.268nV√Hz and input referred noise is 66.82 nV√Hz. Overall average input referred noise is within acceptable level and is shown in Table 5. All measurements and verifications satisfy critical requirements targeted for multi-mode and multi-band SDR/DCR, compliance with TIA/EIA-TSB-84A standard as shown in Table 6 to 10 [13].

Table 6: Overall Receiver Path Specifications

Table 7: 1-Pole Filter Specifications

Table 8: 2-Pole Filter Specifications

The final layout of transceiver SoC has undergone such rigorous characterization routines, confirming a successful fabrication using BiCMOS-SiGe 0.18 micron technology. Figure 13 shows an overview layout of the RF transceiver SoC in QFN package.

Table 9: AB AMPLIFIER.1 and AB AMPLIFIER.2 Specifications

10 CONCLUSION

This paper presented an efficient technique with comprehensive simulation for the characterization of I/Q baseband path for BW selectivity and linearity performance. It is implemented utilizing SPI Bits Controller for BW channel selectivity, amplifier gain, and linearity options to perform baseband tuning of the SoC having an on-board multiplexer for digital switching purposes by external MCU and DSP for SDR applications. This technique expedites the rigorous verification processes by maintaining data correlation and ease of measurements because it can be programmed automatically, as opposed to manual measurements for validation and benchmarking.

Table 10: AB AMPLIFIER.2 Specifications

Figure 13: Layout Architecture of the Verified Model of RF Transceiver SoC

The SoC is successfully tested for its capability to perform digital multi-gain and multi-band tuning range with all critical parameters discussed in the measurements section. The architecture of the SoC has been verified by different sets of simulation tools for correlation analyses, such as transient versus harmonic balance. Post layout optimization and design trade-off are well covered where both simulation and measurement results demonstrate good robustness against PVT variations.

REFERENCES

- [1] Svitek, R., and S. Raman. "DC offsets in direct-conversion receivers: characterization and implications." Microwave Magazine, IEEE 6, no. 3 (2005): 76-86.
- [2] Kulkarni, Raghavendra, Jusung Kim, Hyung-Joon Jeon, Jianhong Xiao, and Jose Silva-Martinez. "UHF receiver front-end: implementation and analog baseband design considerations." Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 20, no. 2 (2012): 197-210.

- [3] EL-Zomor, Tarek, Eman A. Soliman, and Sabri A. Mahmoud. "Reconfigurable baseband chain for Software-Defined Radio receivers." In Microelectronics (ICM), 2009 International Conference on, pp. 276-279. IEEE, 2009.
- [4] Giannini, V., J. Craninckx, J. Compiet, B. Come, S. D. Amico, and A. Baschirotto. "Flexible baseband low-pass filter and variable gain amplifier for software defined radio front end." In Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European, pp. 203-206. IEEE, 2006.
- [5] Liu, Kai-Yin, Chun-Hao Chen, Yu-Che Yang, Hsiao-Chin Chen, Shih-An Yu, and Shey-Shi Lu. "A low power fully integrated analog baseband circuit with variable bandwidth for 802.11 a/b/g WLAN." In Microwave Conference Proceedings, 2005. APMC 2005. Asia-Pacific Conference Proceedings, vol. 2, pp. 4-pp. IEEE, 2005.
- [6] Konfal, M., C. S. Choy, K. P. Pun, and C. F. Chan. "Design of a CMOS active RC baseband channel filter for a direct conversion WCDMA receiver." In Electron Devices and Solid-State Circuits, 2003 IEEE Conference on, pp. 155-158. IEEE, 2003.
- [7] Elwan, Hassan O., Mohammed Iqbal Younus, Hussein A. Al-Zaher, and Mohammed Ismail. "A buffer-based baseband analog front end for CMOS bluetooth receivers." Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on 49, no. 8 (2002): 545-554.
- [8] Cadence, V., "SpectreRF Simulation Option User Guide", Product Version 6.1, December 2006.
- [9] Zhao, Jinsong. "Behavioral modeling of RF circuits in Spectre." Cadence White paper (1999).
- [10] Sindunata, Rendra, and Pradeep B. Khannur. "Integrated Variable Gain Amplifier and Active RC Ladder Filters." In Integrated Circuits, 2007. ISIC'07. International Symposium on, pp. 53-56. IEEE, 2007.
- [11] Alzaher, Hussain A., H. O. Elwan, and Mahamod Ismail. "CMOS digitally programmable filter for multi-standard wireless receivers." Electronics Letters36, no. 2 (2000): 133-135.
- [12] Reynolds, Scott K., Brian A. Floyd, Troy J. Beukema, Thomas Zwick, and Ullrich R. Pfeiffer. "Design and compliance testing of a SiGe WCDMA receiver IC with integrated analog baseband." Proceedings of the IEEE 93, no. 9 (2005): 1624-1636.
- [13] TIA/EIA TSB-84A US Standard, Telecommunications Systems Bulletin, Licensed PCS to PCS Interference, July 1999.